Form	PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

TY. DOCKET NO.	SERIAL
5-062	Unknown

LIST	OF A	RT C	ITED	BY	APPLI	CANT
	(Lice	ceveral	cheete	if nec	(vresse	

(Use several sheets if necessary)

APPLICANT Jerome Bombal et al. FILING DATE

						FILING DATE Filed Herewith	-	GRO Unkn	ownV	8
				U.S. PATENT	DOCUMENTS	1		_	·r	_ =
*Examiner Initial		Document Number	Date		Name		Class	Subclass	Filing If Appr	Date ropriate
MOR	AA	5,253,255	10/12/93	Carbine						
__	AB	5,404,526	4/4/95	Dosch et al.						
	AC	5,406,497	04/11/95	Altheimer et al.		,				
	AD	5,550,839	08/27/96	Buch et al.						
	AE	5,684,808	11/04/97	Valind	•					
	AF	5,689,517	11/18/97	Ruparel						
	AG	5,696,771	12/09/97	Beausang et al.					,	
	AH	5,812,561	09/22/98	Giles et al.						
	AI	5,831,868	11/03/98	Beausang et al.						
M	AJ	5,831,993	11/3/98	Graef					. 4"	
WD	AK	5,862,149	01/19/99	Carpenter et al.				,	Δ.	
		<u>, </u>		FOREIGN PATE	NT DOCUME	NTS	: '	1	<u> </u>	
		Document Number	Date	Country		Country Class S	Subclass		slation	
	.,,						 	<u> </u>	Yes	No
	AL AM									
	AN									
	AO									
	AP							Ī		
				L						
-		ОТН	ER REFEREN	ICES (including Au	thor, Title, Dat	e, Pertinent Pages, E	tc.)			
/ ,M	AR					ne, Pertinent Pages, E	!	/Data Flow E	extraction", II	EEE
CM	AR	Ghosh et al. "A I	Design-for-Test	ability Technique f	or Register-Tra	•	sing Control		xtraction", I	EEE
M	AR	Ghosh et al. "A I	Design-for-Test	ability Technique f	or Register-Trai	nsfer Level Circuits U	Sing Control	723.		,
M		Ghosh et al. "A I	Oesign-for-Test omputer Aided	ability Technique f	or Register-Trai	nsfer Level Circuits U	Sing Control	723.		,
		Ghosh et al. "A I Transactions on C Lin et al. "Cost-F and Systems, Sept	Oesign-for-Test omputer Aided ree Scan: A L ember 1998, p	ability Technique for design of Integral ow-Overhead Scan p. 852-861.	or Register-Trained Circuits and Path Design",	nsfer Level Circuits U	Ising Control 18, pp. 706-7	723. Aided Design	of Integrated	d Circuit
LM M	AS	Ghosh et al. "A I Transactions on C Lin et al. "Cost-F and Systems, Sept Lin et al. "Test-P	Oesign-for-Test omputer Aideo ree Scan: A L ember 1998, p	ability Technique for design of Integral ow-Overhead Scan p. 852-861.	or Register-Trained Circuits and Path Design",	nsfer Level Circuits U	Ising Control 18, pp. 706-7	723. Aided Design	of Integrated	d Circuit

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Sheet 2 of 2 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE Form PTO-1449 ATTY. DOCKET NO. SERIAL NO. VL5-062 LIST OF ART CITED BY APPLICANT APPLICANT Jerome Bombal et al. (Use several sheets if necessary) FILING DATE GROUP 2127 Filed Herewith Unknown U.S. PATENT DOCUMENTS Class Subclass *Examiner Document Date Name Filing Date Initial Number If Appropriate 5,909,453 06/01/99 Kelem et al. 5,920,575 07/06/99 ΑB Gregor et al. AC ΑD ΑE ΑF AG ΑH ΑI AJ AK FOREIGN PATENT DOCUMENTS Document Date Country Class Subclass Translation Number Yes No AM AO ΑP

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)						
100	ÁR	Runyon, Stan, "Testing Big Chips", IEEE Spectrum, April 1999, pp. 49-55.				
U'						
	AS					
	АТ					
	·					

EXAMINER

INER CON Hanson

DATE CONSIDERED ~ 3

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.